

PATENT APPLICATION

042390.P7462D

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

July 5, 2002

Parat et al.

Serial No.: 09/865,006

Group Art Unit: 2815

Filed: May 13, 1998

Examiner: J. Diaz

#8/B
8-2002
Payton

For: METHOD OF FABRICATION OF A NOVEL FLASH INTEGRATED CIRCUIT

I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING DEPOSITED
WITH THE UNITED STATES POSTAL SERVICE AS FIRST CLASS MAIL IN AN
ENVELOPE ADDRESSED TO:
DIRECTOR OF THE UNITED STATES PATENT AND TRADEMARK OFFICE,
WASHINGTON, D.C. 20231, ON: 7-8-02
Date of Deposit

INTEL CORPORATION
Name of Assignee

[Signature]
SIGNATURE

7-8-02
DATE

RESPONSE

HONORABLE DIRECTOR OF THE UNITED STATES PATENT AND TRADEMARK OFFICE,
Washington, D.C. 20231

Dear Sir:

Due to an unintentional error, Applicants are filing a petition to revive the above mentioned application. In addition, Applicants are filing a complete response to the Office Action mailed December 6, 2001. Please reconsider the above-identified patent application in view of the remarks below. Applicants would like to thank the Examiner for his efforts in identifying issues with this application.

Applicants believe the following is a complete response to the issues raised by the Examiner and that the following comments place the application into condition for allowance.